DSC POWER 864 - REV2 Spécifications télécharger pdf (Page 149)

100

101

PIC24F16KA102 FAMILY

bit 3 BRGH: High Baud Rate Enable bit

1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)

0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)

bit 2-1 PDSEL<1:0>: Parity and Data Selection bits

11 = 9-bit data, no parity

10 = 8-bit data, odd parity

01 = 8-bit data, even parity

00 = 8-bit data, no parity

bit 0 STSEL: Stop Bit Selection bit

1 = Two Stop bits

0 = One Stop bit

Note 1: This feature is only available for the 16x BRG mode (BRGH = 0).

2: Bit availability depends on pin availability.

1 2 ... 144 145 146 147 148 149 150 151 152 153 154 ... 253 254

Commentaires sur ces manuels

Pas de commentaire

DSC POWER 864 - REV2 Spécifications Page 149

Commentaires sur ces manuels

Produits connexes et manuels pour Systèmes de contrôle d'accès de sécurité DSC POWER 864 - REV2